



Advanced Validation Labs, Inc.

17665B Newhope Street, Fountain Valley, CA 92708 (714) 435-2630



Intel PCSD Server Memory Compatibility Test Certificate	
Test System: Intel S1200SPR (Silver Pass)	Test Result: Pass


Leveraged System(s): S1200SPLR; S1200SPOR; S1200SPSR

Modules Information									
DIMM Vendor	DIMM Part Number	Type	Voltage	Size	Config.	Speed	CL	R/C	Rank
Kingston	KVR24E17S8/8I	UDIMM ECC	1.2V	8GB	1Gx72	2400	17	D	SR
DRAM Vendor	DRAM Part Number	DRAM Density / Width / Date Code			Register Vendor / Rev.		DIMM Composition		
Micron	MT40A1G8PM-083E:A	8Gb	1024Mx8bit	1612			(1024Mx8)*72		

Leveraged Memory Modules						
Vendor	Type	Voltage	CL	Speed		
1 Kingston	KVR24E17S8K2/16I	UDIMM ECC	1.2V	17	2400	
2						
3						
4						
5						
6						

System Configuration		
SETUP	System #1	System #2
AVL S/N	SY9443	SY9444
System S/N	QSSA54400007 / LVPP	QSSA54400010 / HVPP
Board Rev. (PBA)	H57532-208	
CPU Type	E3-1225 v6 / 3.30 GHz	E3-1275 v6 / 3.80 GHz
Chipset	C232	
BIOS / Date	03.01.0020 / 5-26-2017	
BMC / ME	01.07.10481 / 04.01.03.021	
FUR/SDR	0.24	
OS	Windows Server 2012 R2	
Test Tool	iWVSS 2.7.1, SELViewer, Syscfg, WinPIRA	

Testing Summary		
Test Items	Test Description	Test Results
1. Latest BIOS Upgrade & Configuration check	Record memory Size and Speed detection from BIOS	Done
2. SPD Check	DIMM SPD content check for JEDEC compliance	Pass
3. Memory Stress	Test for 6 hours @ Max and Min Loading	HVDD Hot Pass
4. Memory Stress		HVDD Cold Pass
5. Memory Stress		LVDD Hot Pass
6. Memory Stress		LVDD Cold Pass
Note:		



AVL USE ONLY:							
Completed by:	Andy Chang	Completion Date:	07/03/2017	AVL A#	A12064	AVL W/O	WD8045
Comments:							

Test Results

4C						
Minimum Loading						
Start Date		6/26/2017				
DIMM Voltage		1.22v / 1.16v				
DIMM VPP		2.64v / 2.422v				
DIMM	S/N	A	B	C	D	
CPU1 A1	S27143	P	P	P	P	
CPU1 A2						
CPU1 B1	S27145	P	P	P	P	
CPU1 B2						

4C						
Maximum Loading						
Start Date		06/26/17				
DIMM Voltage		1.22v / 1.16v				
DIMM VPP		2.64v / 2.422v				
DIMM	S/N	A	B	C	D	
CPU1 A1	S27138	P	P	P	P	
CPU1 A2	S27139	P	P	P	P	
CPU1 B1	S27140	P	P	P	P	
CPU1 B2	S27141	P	P	P	P	

