



**Advanced Validation Labs, Inc.**

17665B Newhope Street, Fountain Valley, CA 92708 (714) 435-2630



Intel PCSD Server Memory Compatibility Test Certificate	
Test System: <b>Intel S1200SP (Silver Pass)</b>	Test Result: <b>Pass</b>


Leveraged System(s): S1200SPL; S1200SPO; S1200SPS

Modules Information									
DIMM Vendor	DIMM Part Number	Type	Voltage	Size	Config.	Speed	CL	R/C	Rank
Kingston	KVR21E15S8/4I	UDIMM ECC	1.2V	4GB	512Mx72	2133	15	D	SR
DRAM Vendor	DRAM Part Number	DRAM Density / Width / Date Code			Register Vendor / Rev.		DIMM Composition		
Micron	MT40A512M8RH-083E:B	4Gb	512Mx8bit	1628			(512Mx8)*72		

Leveraged Memory Modules						
Vendor	Type	Voltage	CL	Speed		
1 Kingston	KVR21E15S8K2/8I	UDIMM ECC	1.2V	15	2133	
2						
3						
4						
5						
6						

System Configuration		
SETUP	System #1	System #2
AVL S/N	SY9443	SY9444
System S/N	QSSA54400007 / LVPP	QSSA54400010 / HVPP
Board Rev. (PBA)	H57532-208	
CPU Type	E3-1280 / 3.70 GHz	
Chipset	C232	
BIOS / Date	01.03.0010 / 6-6-2016	
BMC / ME	01.03.9805 / 04.00.03.96	
FUR/SDR	0.20	
OS	Windows Server 2012 R2	
Test Tool	iWVSS 2.6.5, SELViewer, Syscfg, WinPIRA	

Testing Summary		
Test Items	Test Description	Test Results
1. Latest BIOS Upgrade & Configuration check	Record memory Size and Speed detection from BIOS	Done
2. SPD Check	DIMM SPD content check for JEDEC compliance	Pass
3. Memory Stress	Test for 6 hours @ Max and Min Loading	HVDD/HVPP Hot Pass
4. Memory Stress		HVDD/HVPP Cold Pass
5. Memory Stress		LVDD/LVPP Hot Pass
6. Memory Stress		LVDD/LVPP Cold Pass
Note:		



AVL USE ONLY:							
Completed by:	Andy Chang	Completion Date:	10/03/2016	AVL A#	A11646	AVL W/O	WD6882
Comments:							

Test Results

4C						
Minimum Loading						
Start Date		9/23/2016				
DIMM Voltage		1.22v / 1.16v				
DIMM VPP		2.64v / 2.422v				
DIMM	S/N	A	B	C	D	
CPU1 A1	S14336	P	P	P	P	
CPU1 A2						
CPU1 B1	S14337	P	P	P	P	
CPU1 B2						

4C						
Maximum Loading						
Start Date		09/23/16				
DIMM Voltage		1.22v / 1.16v				
DIMM VPP		2.64v / 2.422v				
DIMM	S/N	A	B	C	D	
CPU1 A1	S14332	P	P	P	P	
CPU1 A2	S14333	P	P	P	P	
CPU1 B1	S14334	P	P	P	P	
CPU1 B2	S14335	P	P	P	P	

